

# MM54HC221A/MM74HC221A Dual Non-Retriggerable Monostable Multivibrator

#### **General Description**

The MM54/74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The 'HC221A can be triggered on the positive transition of the clear while A is held low and B is held high.

The 'HC221A is a non-retriggerable, and therefore cannot be retriggered until the output pulse times out.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply:  $PW = (R_{EXT})$ ;  $(C_{EXT})$ ; where PW


is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

#### **Features**

- Typical propagation delay: 40 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to  $\infty$  (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs enable infinite signal input rise or fall times

#### **Connection Diagram**


#### **Dual-In-Line Package**



**Top View** 

Order Number MM54HC221A or MM74HC221A

#### **Timing Component**



Note: Pin 6 and Pin 14 must be hardwired to GND.

#### **Truth Table**

	Inputs	Outputs			
Clear	r A B		Q	Q	
L	Х	Х	L	Н	
X	Н	Х	L	Н	
X	Х	L	L	Н	
Н	L	1 ↑	几	T	
Н	↓ ↓	Н	Л	T	
↑	L	Н	л	T	

H = High Level

L = Low Lev

 $\uparrow$  = Transition from Low to High

 $\downarrow$  = Transition from High to Low

\_\_\_ One High Level Pulse

□□= One Low Level Pulse

C = Irrelevant

## Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.

Power Dissipation (PD)

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

Lead Temperature

(T<sub>L</sub>) (Soldering 10 seconds)

#### 260°C

#### **Operating Conditions** Max Units Supply Voltage (V<sub>CC</sub>) DC Input or Output Voltage 0 $V_{\text{CC}}$ ٧ $(V_{IN}, V_{OUT})$ Operating Temp. Range (TA) MM74HC -40 +85°C MM54HC -55+125°C Maximum Input Rise and Fall Time (Clear Input) V<sub>CC</sub>=2.0V V<sub>CC</sub>=4.5V 1000 ns 500 ns

400

ns

 $V_{CC} = 6.0V$ 

#### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed		
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage		2.0V 4.5V 6.0V		0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \ \mu\text{A}$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
I <sub>IN</sub>	Maximum Input Current (Pins 7, 15)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.5	±5.0	±5.0	μΑ
I <sub>IN</sub>	Maximum Input Current (all other pins)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μА
I <sub>CC</sub>	Maximum Quiescent Supply Current (standby)	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μА
Icc	Maximum Active Supply Current (per monostable)	$V_{IN} = V_{CC}$ or GND R/C <sub>EXT</sub> = 0.5V <sub>CC</sub>	2.0V 4.5V 6.0V	36 0.33 0.7	80 1.0 2.0	110 1.3 2.6	130 1.6 3.2	μA mA mA

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of 5V  $\pm 10\%$  the worst-case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.


### AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PLH</sub>	Maximum Trigger Propagation Delay A, B or Clear to Q		22	36	ns
t <sub>PHL</sub>	Maximum Trigger Propagation Delay A, B or Clear to $\overline{\mathbb{Q}}$		25	42	ns
t <sub>PHL</sub>	Maximum Propagation Delay Clear to Q		20	31	ns
t <sub>PLH</sub>	Maximum Propagation Delay Clear to $\overline{\mathbf{Q}}$		22	33	ns
t <sub>W</sub>	Minimum Pulse Width A, B or Clear		14	26	ns
t <sub>REM</sub>	Minimum Clear Removal Time			0	ns
t <sub>WQ(MIN)</sub>	Minimum Output Pulse Width	$C_{EXT} = 28 pF$ $R_{EXT} = 2 k\Omega$	400		ns
t <sub>WQ</sub>	Output Pulse Width	$C_{EXT} = 1000 \text{ pF}$ $R_{EXT} = 10 \text{ k}\Omega$	10		μs

## AC Electrical Characteristics $C_L = 50 \text{ pF}, t_f = t_f = 6 \text{ ns} \text{(unless otherwise specified)}$

Symbol	Parameter	Conditions		v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
					Typ Guaranteed Limits				
t <sub>PLH</sub>	Maximum Trigger Propagation			2.0V	77	169	194	210	ns
	Delay A, B or Clear to Q			4.5V		42	51	57	ns
				6.0V	21	32	39	44	ns
t <sub>PHL</sub>	Maximum Trigger Propagation			2.0V	ı	197	229	250	ns
	Delay A, B or Clear to $\overline{\mathbb{Q}}$			4.5V	29	48	60	67	ns
				6.0V	24	38	46	51	ns
t <sub>PHL</sub>	Maximum Propagation			2.0V		114	132	143	ns
	Delay Clear to Q			4.5V	23	34	41	45	ns
				6.0V	19	28	33	36	ns
t <sub>PLH</sub>	Maximum Propagation			2.0V		116	135	147	ns
	Delay Clear to Q			4.5V	25	36	42	46	ns
				6.0V	20	29	34	37	ns
t <sub>W</sub>	Minimum Pulse Width			2.0V	57	123	144	157	ns
	A, B, Clear			4.5V	17	30	37	42	ns
				6.0V	12	21	27	30	ns
t <sub>REM</sub>	Minimum Clear			2.0V		0	0	0	ns
	Removal Time			4.5V		0	0	0	ns
				6.0V		0	0	0	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output			2.0V	30	75	95	110	ns
	Rise and Fall Time			4.5V	8	15	19	22	ns
				6.0V	7	13	16	19	ns
t <sub>WQ(MIN)</sub>	Minimum Output	C <sub>EXT</sub> =28 pF		2.0V	1.5				μs
,	Pulse Width	$R_{EXT} = 2 k\Omega$		4.5V	450				ns
		$R_{EXT} = 6 k\Omega (V_{CC} = 2V)$		6.0V	380				ns
t <sub>WQ</sub>	Output Pulse Width	$C_{EXT}$ = 0.1 μF $R_{EXT}$ = 10 k $\Omega$	Min	5.0V	1	0.9	0.86	0.85	ms
			Max	5.0V	1	1.1	1.14	1.15	ms
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)				87				pF
C <sub>IN</sub>	Maximum Input Capacitance (Pins 7 & 15)				12	20	20	20	pF
C <sub>IN</sub>	Maximum Input Capacitance (other inputs)				6	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} f + I_{CC}$ .



#### TRIGGER OPERATION

As shown in Figure 1 and the logic diagram before an input trigger occurs, the monostable is in the guiescent state with the Q output low, and the timing capacitor CEXT completely charged to V<sub>CC</sub>. When the trigger input A goes from V<sub>CC</sub> to GND (while inputs B and clear are held to V<sub>CC</sub>) a valid trigger is recognized, which turns on comparator C1 and Nchannel transistor N1 ①. At the same time the output latch is set. With transistor N1 on, the capacitor  $C_{\mbox{\footnotesize{EXT}}}$  rapidly discharges toward GND until V<sub>REF1</sub> is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor CEXT begins to charge through the timing resistor, R<sub>EXT</sub>, toward V<sub>CC</sub>. When the voltage across C<sub>EXT</sub> equals V<sub>REF2</sub>, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.


A valid trigger is also recognized when trigger input B goes from GND to  $V_{CC}$  (while input A is at GND and input clear is at V<sub>CC</sub>@). The 'HC221 can also be triggered when clear goes from GND to  $V_{CC}$  (while A is at Gnd and B is at V<sub>CC</sub>(6).

It should be noted that in the quiescent state  $C_{\mbox{\footnotesize{EXT}}}$  is fully charged to  $V_{CC}$  causing the current through resistor  $R_{\text{EXT}}$  to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the 'HC221 is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of CEXT, REXT, or the duty cycle of the input wave-


The 'HC221 is non-retriggerable and will ignore input transitions on A and B until it has timed out 3 and 4.

#### RESET OPERATION


These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be the voltage on the capacitor reaches V<sub>REF2</sub>, the reset latch will clear and then be ready to accept another pulse. If the clear input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{\mathbf{Q}}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.



Note: R and C are not subjected to temperature. The C is polypropylene



NS Package Number J16A



Molded Dual-In-Line Package (N) Order Number MM74HC221AJN NS Package Number N16E

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408