

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 7 V |
| Operating Free Air Temperature Range |  |
| 54LS | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM74LS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | 54LS192 |  |  | DM74LS192 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  | 0.7 |  |  | 0.8 | V |
| IOH | High Level Output Voltage |  |  | -0.4 |  |  | -0.4 | mA |
| $\mathrm{lOL}^{\text {l }}$ | Low Level Output Current |  |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW Pn to $\overline{\mathrm{PL}}$ | $\begin{array}{r} 20 \\ 20 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ |  |  | ns |
| $\begin{aligned} & t_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold Time HIGH or LOW Pn to $\overline{\mathrm{PL}}$ | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ |  |  | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ |  |  | ns |
| $t_{w}(\mathrm{~L})$ | CP Pulse Width LOW | 17 |  |  | 17 |  |  | ns |
| $t_{w}(\mathrm{~L})$ | $\overline{\text { PL Pulse Width LOW }}$ | 20 |  |  | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | MR Pulse Width HIGH | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\text {rec }}$ | Recovery Time, MR to CP | 3 |  |  | 3 |  |  | ns |
| $\mathrm{t}_{\text {rec }}$ | Recovery Time, $\overline{\mathrm{PL}}$ to CP | 10 |  |  | 10 |  |  | ns |

Electrical Characteristics over recommended operating free air temperature range (unless othervise noted)

| Symbol | Parameter | Conditions |  | Min | Typ (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{Max} \end{aligned}$ | 54LS | 2.5 |  |  | V |
|  |  |  | DM74 | 2.7 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{Min} \end{aligned}$ | 54LS |  |  | 0.4 | V |
|  |  |  | DM74 |  |  | 0.5 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ | DM74 |  |  | 0.4 |  |
| 1 | Input Current @ Max Input Voltage | $\begin{aligned} V_{C C}=M a x, V_{1} & =10 V \\ V_{1} & =7 V \end{aligned}$ | DM54 |  |  | 0.1 | mA |
|  |  |  | DM74 |  |  |  |  |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  |  | -0.4 | mA |
| los | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & (\text { Note 2) } \end{aligned}$ | 54LS | -20 |  | -100 | mA |
|  |  |  | DM74 | -20 |  | -100 |  |
| ICC | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{MR}, \overline{\mathrm{PL}}=\mathrm{GND} \\ & \text { Other Inputs }=4.5 \mathrm{~V} \end{aligned}$ |  |  |  | 31 | mA |
| Note 1: All typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. <br> Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. |  |  |  |  |  |  |  |

## Switching Characterisitcs

$\mathrm{V}_{\mathrm{CC}}=+0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 1 for waveforms and load configurations)

| Symbol | Parameter | $\begin{gathered} \mathbf{R}_{\mathrm{L}}=\mathbf{2 k} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Count Frequency | 30 |  | MHz |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P u$ or $C_{D}$ to $Q_{n}$ |  | $\begin{aligned} & 31 \\ & 28 \end{aligned}$ | ns |
| $t_{\text {PLH }}$ <br> tpHL | Propagation Delay $\mathrm{CP}_{\mathrm{u}}$ to $\overline{\mathrm{TC}} \mathrm{U}$ |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P_{D}$ to $\overline{T C}_{D}$ |  | $\begin{array}{r} 16 \\ 24 \\ \hline \end{array}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $P_{n} \text { to } Q_{n}$ |  | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\text { PL }}$ to $Q_{n}$ |  | $\begin{aligned} & 32 \\ & 30 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, MR to $Q_{n}$ |  | 25 |  |

## Functional Description

The '192 is an asynchronously presettable decade and 4-bit binary synchronous up/down (reversible) counter. The operating modes of the '192 decade counter and the '193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagram. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up, and count down operations.
Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.
The Terminal Count Up ( $\overline{T C}_{U}$ ) and Terminal Count Down ( $\overline{T C}_{\mathrm{D}}$ ) outputs are normally HIGH. When a circuit has reached the maximum count state ( 9 for the '192, 15 for the '193), the next HIGH-to-LOW transition of the Count Up Clock will cause $\overline{T C}_{U}$ to go LOW. $\overline{T C}_{U}$ will stay LOW until CPu goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the $\overline{T C}_{D}$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$
\begin{aligned}
& \overline{\mathrm{TC}}_{\mathrm{U}}=\mathrm{Q} 0 \cdot \mathrm{Q} 3 \cdot \overline{\mathrm{CP}}_{\mathrm{U}} \\
& \overline{\mathrm{TC}}_{\mathrm{D}}=\overline{\mathrm{Q}} 0 \bullet \overline{\mathrm{Q}} 1 \bullet \overline{\mathrm{Q}} 2 \bullet \overline{\mathrm{Q}} 3 \bullet \overline{\mathrm{CP}}_{\mathrm{D}}
\end{aligned}
$$

Each circuit has an asynchronous parallel load capability permitting the counter to be reset. When the Parallel Load ( $\overline{\mathrm{PL}}$ ) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P0-P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

## State Diagram



TL/F/10178-4




Physical Dimensions inches (millimeters) (Continued)


16-Lead Small Outline Molded Package (M)
Order Number DM74LS192M
NS Package Number M16A

54LS192/DM74LS192 Up/Down Decade Counter with Separate Up/Down Clocks

Physical Dimensions inches (millimeters) (Continued)




DETAIL A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation <br> 1111 West Bardin Road Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 | National Semiconductor Europe <br> Fax: (+49) 0-180-530 8586 <br> Email: cnjwge@tevm2.nsc.com <br> Deutsch Tel: (+49) 0-180-530 8585 <br> English Tel: (+49) 0-180-532 7832 <br> Français Tel: $(+49)$ 0-180-532 9358 <br> Italiano Tel: $(+49)$ 0-180-534 1680 | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2309 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |

