# MM54HC149/MM74HC149 8 Line to 8 Line Priority Encoder

### **General Description**

This priority encoder utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low power consumption typical of CMOS circuits, as well as the speeds and output drive similar to LS-TTL.

This priority encoder accepts 8 input request lines,  $\overline{\text{RI7}}-\overline{\text{RI0}}$ , and outputs 8 lines,  $\overline{\text{RO7}}-\overline{\text{RO0}}$ . Only one request output can be low at a time. The output that is low is dependent on the highest priority request that is low. The order of priority is  $\overline{\text{RI7}}$  highest and  $\overline{\text{RI0}}$  lowest. Also provided is and enable input,  $\overline{\text{RQE}}$ , which when high forces all outputs high. A request output is also provided,  $\overline{\text{RQP}}$ , which goes low when any  $\overline{\text{RIn}}$  is active.

All inputs to this device are protected from damage due to electrostatic discharge by diodes to  $V_{\rm CC}$  and ground.

### **Features**

- Propagation delay: 15 ns typical
- Wide power supply range: 2-6V
- Low quiescent current: 80 µA max (74HC Series)
- Wide input noise immunity

### **Connection Diagram**

### 

TL/F/5312-1

Top View
Order Number MM54HC149 or MM74HC149

#### **Truth Table**

Inputs						Outputs											
0	1	2	3	4	5	6	7	RQE	0	1	2	3	4	5	6	7	RQP
Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Χ	Χ	Χ	Χ	Χ	Χ	L	L	Н	Н	Н	Н	Н	Н	Н	L	L
Χ	Χ	Χ	Χ	Χ	Χ	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	L
Χ	Χ	Χ	Χ	Χ	L	Н	Н	L	Н	Н	Н	Н	Н	L	Н	Н	L
Χ	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	Н	Н	L	Н	Н	Н	L
Χ	Χ	Χ	L	Н	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н	L
Χ	Χ	L	Н	Н	Н	Н	Н	L	Н	Н	L	Н	Н	Н	Н	Н	L
Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н	Н	Н	Н	Н	Н	L
L	Н	Н	Н	Н	Н	Н	Н	L	lι	Н	Н	Н	Н	Н	Н	Н	L

# Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specifications.

Power Dissipation (PD)

Storage Temperature Range (T<sub>STG</sub>)

(Note 3) 600 mW S.O. Package only 500 mW

 $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Lead Temperature (T<sub>L</sub>)

(Soldering 10 seconds) 260°C

# **Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	Min 2	<b>Max</b> 6	Units V
DC Input or Output Voltage $(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temp. Range (T <sub>A</sub> ) MM74HC MM54HC	-40 -55	+85 +125	°C
$ \begin{array}{ll} \text{Input Rise or Fall Times} \\ (t_{r},t_{f}) & V_{CC}\!=\!2.0V \\ & V_{CC}\!=\!4.5V \\ & V_{CC}\!=\!6.0V \end{array} $		1000 500 400	ns ns ns

### **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур	yp Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

### AC Electrical Characteristics $V_{CC}=5V$ , $T_A=25^{\circ}C$ , $C_L=15$ pF, $t_r=t_f=6$ ns (Note 6)

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Any Input To Any Output		20	33	ns

Note 2: Unless otherwise specified all voltages are referenced to ground.

 $<sup>\</sup>textbf{Note 3:} \ Power \ Dissipation \ temperature \ derating -- plastic "N" \ package: -12 \ mW/°C \ from \ 65°C; \ ceramic "J" \ package: -12 \ mW/°C \ from \ 100°C \ to \ 125°C.$ 

Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$ =5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.


<sup>\*\*</sup> $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

**AC Electrical Characteristics**  $V_{CC}=2.0V$  to 6.0V,  $C_L=50$  pF,  $t_f=t_f=6$  ns (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур		Guaranteed	Limits	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Any Input To Any Output		2.0V 4.5V 6.0V	73 25 21	205 41 35	255 51 43	310 62 53	ns ns ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)			50				pF
C <sub>IN</sub>	Maximum Input Capacitance			7	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC^2} \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ 


## **Simplified Logic Diagram**



TL/F/5312-2

# Physical Dimensions inches (millimeters) 20 19 18 17 16 15 14 13 12 11 $\frac{0.220 - 0.310}{(5.588 - 7.874)}$ 2 3 4 5 6 7 8 9 10 $\frac{0.020 - 0.060}{(0.508 - 1.524)}$ GLASS SEALANT 95° ± 5 0.008 - 0.012 (0.203 - 0.305) 0.060 (1.524) MAX BOTH ENDS $\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)} \longrightarrow \boxed{}$ 0.310 - 0.410 (7.874 - 10.41) J20A (REV M

#### Ceramic Dual-In-Line Package (J) Order Number MM54HC149J or MM74HC149J NS Package J20A



Molded Dual-In-Line Package (N) Order Number MM74HC149N NS Package N20A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408